Abstract -The energy efficiency of a CMOS digital logic circuit is fundamentally limited by the nonideal switching behavior of transistors, specifically their nonzero off-state current and finite subthreshold slope. In contrast, mechanical switches (relays) can achieve zero off-state current and perfectly abrupt switching characteristics; therefore, they have attracted growing interest for ultralow-power computing applications. A challenge for electro-mechanical relay technology is to reduce the hysteresis voltage, because this sets the minimum operating voltage of the relays. Herein, we report a surface-micromachined electrostatically actuated relay with <70-mV hysteresis voltage, achieved by designing it to have relatively large structural stiffness and to operate in nonpull-in mode. A relay-based inverter circuit is demonstrated to operate reliably with a switching voltage below 100 mV, representing a significant milestone toward ultralow-power mechanical computing.
I. INTRODUCTION
T HE proliferation of mobile electronic devices and the emergence of the Internet of Things (IoTs) have brought energy consumption to the fore of challenges for future information processing devices. Digital logic ICs implemented with CMOS transistors have a fundamental lower limit in energy efficiency, because transistors are imperfect electronic switches, having nonzero OFF-state current (I off ) and gradual switching characteristics such that their ON/OFF current ratio (I on /I off ) exponentially degrades with linearly decreasing operating voltage (V DD ) below 0.25 V or so [1] , [2] . (For example, I on /I off is less than 50 for V DD = 100 mV.) Although transistor designs that can achieve more abrupt switching characteristics are being pursued to enable lower voltage operation with high I on /I off [3] - [7] , these generally exhibit greater sensitivity of I off to variations in the IC manufacturing process, which undermines their advantages for ultralow-power computing [8] , [9] .
Mechanical switches have zero I off -regardless of processinduced variations-as well as abrupt switching characteris- tics, so that they in principle can be made to operate at much lower voltages than transistors [10] , [11] . Therefore, there has been a resurgence of interest in (nano) mechanical computing in recent years [12] - [19] . Miniature mechanical switches that are suitable for digital IC applications can be operated either with piezoelectric actuation [20] or with electrostatic actuation [21] - [23] . Sub-100-mV operation recently has been demonstrated for piezoelectrically actuated switches [24] , however, these require a relatively complex fabrication process and are difficult to miniaturize to submicrometer dimensions, because leakage through the piezoelectric actuator ultimately limits the extent to which the thickness of the piezoelectric film can be reduced [25] . Although electrostatic actuation is more commonly used, comparably low voltage operation of a microelectro-mechanical (MEM) switch has not yet been reported. Herein, we present a MEM switch technology that is suitable for implementation of sub-100-mV logic circuits. This paper demonstrates that electromechanical relays are promising alternatives to transistors for ultralow-power computing in the IoT era. Fig. 1(a) shows the 3-D structure of a six-terminal (6-T) electrostatically actuated relay designed for digital logic applications, which comprises a movable Body electrode suspended by four folded-flexure beams over a fixed gate actuation electrode, and two pairs of fixed Source/Drain conducting electrodes that are coplanar with the gate. (The Body is translucent so that the underlying electrodes can be seen.) Narrow strips of metal (Channel electrodes) are attached to the underside of the Body electrode through an intermediary insulating layer of aluminum oxide (Al 2 O 3 ); each serves to bridge one pair of Source/Drain electrodes when the relay is in the ON-state. Cross-sectional views of the actuation region along the cutline AA' and the channel region along the cutline BB' are shown in Fig. 1(b) and (c), respectively. Note that the size of the actuation air gap (g ACT ) is larger-by a factor greater than three-than the size of the contact air gaps (g CONT ) to ensure that contact is made only between the Channel and the Source/Drain electrodes. In this paper, the Body electrode is formed in a layer of doped polycrystalline silicon-germanium (poly-Si 0.4 Ge 0.6 ), which has good structural properties and can be formed at CMOS-compatible temperatures [26] ; tungsten is used for the fixed electrodes (Gate and Source/Drain) and for the Channel electrodes, because of its excellent wear properties [27] , [28] ; silicon dioxide (SiO 2 ) was used as the 0018-9383 © 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
II. LOGIC RELAY STRUCTURE AND OPERATION
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. sacrificial material, which was selectively removed to form the air gaps and thereby allow the Body to move. When an actuation voltage V GB is applied between the Gate and the Body (which can be considered as two plates of a parallel-plate capacitor), the resultant electrostatic force (F elec ) actuates the Body downward and is balanced by the spring restoring force (F spring ) of the deformed suspension beams. The minimum value of V GB that can bring the Channels into contact with their respective Source/Drain electrodes (so that current I DS can flow between the Source and the Drain) is referred to as the turn-ON voltage (V on ). In the ON-state, adhesive forces (F adh ) exist between the contacting electrodes in the dimpled contact regions. To turn-OFF the relay, V GB must be reduced below the release voltage (V RL ) such that F spring > F elec + F adh so that the contact between the Channels and their respective Source/Drain electrodes is broken, and hence, I DS is zero. Due to F adh , V RL is always smaller than V ON . The difference is referred to as the hysteresis voltage V H , i.e., V H def = |V ON -V RL |. By taking advantage of the four-terminal design to reduce the gate voltage (V G ) required to switch the relay and thereby achieve more energy-efficient operation [29] , a dc bias voltage V B = − V RL can ideally be applied to the Body electrode so that V G needs only to swing between 0 V and V H to turn the relay ON and OFF. Therefore, decreasing V H is the key to enabling ultralow-voltage relay operation.
III. FABRICATION PROCESS
One of the main advantages of electrostatic actuation over other actuation mechanisms used in miniature mechanical switches suitable for IC applications is its relatively simple actuator structure (an air-gap capacitor). The process used to fabricate 6-T logic relays in this paper is shown in Fig. 2 [comprising views along the cut-lines BB' and CC' in Fig. 1(a) ], involves neither exotic materials nor very high substrate temperatures, and therefore, is compatible with a CMOS process, i.e., can be used to fabricate relays integrated with CMOS circuitry on the same substrate. Starting with a silicon substrate, an electrically insulating layer of 80-nm-thick Al 2 O 3 was deposited by an atomic layer deposition (ALD). Next, a 50-nm-thick tungsten layer was deposited by a dc-sputter deposition, and then, patterned by lithography and reactive ion etching (RIE) with SF 6 , to form the Source/Drain and Gate electrodes [ Fig. 2(a) ]. Note that the area of the Gate electrode is much larger than that of the Source/Drain electrodes. Subsequently, a first sacrificial layer (160 nm thick) of low temperature silicon oxide (LTO-1) was deposited by a low pressure chemical vapor deposition (LPCVD) at 400°C with SiH 4 and O 2 precursor gases. The contact regions (each 1 μm 2 in area) were then defined by lithography and RIE to remove LTO-1 in these regions over the Source/Drain electrodes [ Fig. 2(b) ]. Afterward, an LPCVD was used again to deposit a second layer (60 nm thick) of sacrificial SiO 2 (LTO-2), whose thickness determines the as-fabricated contact gap size g CONT [ Fig. 2(c) ]. Note that the total thickness of LTO-1 and LTO-2 determines the as-fabricated actuation gap size g ACT . Next, a 60-nm-thick layer of tungsten was deposited and patterned into narrow Channel strips above the Source/Drain electrodes, before a second insulating Al 2 O 3 layer (50 nm thick) was deposited by an ALD [ Fig. 2(d) ]. Lithography and RIE steps were then used to remove the second Al 2 O 3 layer, LTO-2 layer, and LTO-1 layer, and thereby, expose the underlying tungsten electrode layer in the structural anchor regions [shown to the right in Fig. 2(d)-(f) ]. The structural layer was then deposited using a two-step LPCVD process. The first step is to deposit an ultrathin (5 nm-thick) Si seed layer using Si 2 H 6 as the precursor gas at 410°C for 5 min; this layer affects the microstructure, and hence, the stress gradient within the polySi 0.4 Ge 0.6 structural layer. The second step is to deposit the structural layer, 1.75-μm-thick boron-doped poly-Si 0.4 Ge 0.6 , using SiH 4 , GeHe 4 , and BCl 3 precursor gases at 410°C for about 5 h, in the same LPCVD furnace without breaking vacuum [ Fig. 2(e)] . A 400-nm-thick LTO layer was then deposited by an LPCVD, to serve as a hard mask for patterning the thick structural layer. The LTO hard mask, poly-Si 0.4 Ge 0.6 layer, and the Body-insulating Al 2 O 3 layer were patterned by lithography and RIE, leaving the sacrificial LTO-2 layer exposed. To avoid capillary-force-induced stiction, ethanolassisted anhydrous HF vapor was used to selectively and isotropically etch away the sacrificial LTO-1 and LTO-2 layers to release the relay structure [ Fig. 2(f) ].
IV. RESULTS AND DISCUSSION

A. Relay Structure Analysis
The scanning electron microscope (SEM) image of a fabricated 6-T logic relay is shown in Fig. 3 . The values of g ACT and g CONT as fabricated are 220 and 60 nm, respectively. These values were chosen so that the relay operates in nonpullin (NPI) mode [17] , because a relay that operates in PI mode has larger V H [30] . For a NPI-mode relay design, the turn-ON voltage and the release voltage are given by the following equations according to a parallel-plate capacitor model [30] :
where ε 0 is the vacuum permittivity, k eff is the effective spring constant of the four suspension beams, and A ACT is the actuation area. So the hysteresis voltage V H is approximately
where k eff F adh /g CONT is implicitly assumed to avoid stuck-ON device failure. From (3), it can be seen that V H can be reduced by decreasing F adh and g ACT − g CONT , or by increasing A ACT and k eff . Decreases in F adh and g ACT − g CONT are constrained by materials and process technology limitations, however, and area efficiency considerations place practical limits on A ACT . The benefit of larger k eff may be counter-intuitive, considering that it results in larger V ON . However, larger k eff is advantageous if a Body bias voltage can be applied to allow the relay to be operated with a smaller gate voltage swing such that V H rather than V ON limits V DD scaling [17] , [29] .
It should be noted that the suspension beams are designed to be much more compliant than the Body plate, so that the deformation of the Body plate is fairly small. Fig. 4 shows a simulated displacement contour map of the relay in the ON-state, with V GB just enough to turn-ON the relay (i.e., g CONT is equal to zero). The maximum displacement can be seen to occur at the center of the Body plate, with a value of 69 nm, which is only 15% greater than the displacement in the contact regions (i.e., 60 nm). This ensures that the relay can be turned-ON without having the movable structure come into contact with the Gate electrode. The small deformation of the Body plate also justifies the parallel-plate approximation.
B. I-V Characteristics
The relay was electrically tested in a vacuum (0.5 μTorr) chamber at 25°C. Measured current versus voltage (I DS -V G ) characteristics are shown in Fig. 5(a) for a relay operating similarly as an nMOS transistor, i.e., turning ON with increasing gate voltage. It can be seen that I DS changes abruptly between the OFF-state (immeasurably low leakage current) and the ON-state (current subjected to a preset compliance limit of 10 μA). Considering that the applied voltage step size is 2 mV, and that the ON/OFF current ratio is greater than seven decades, the local subthreshold swing (SS) is less than 0. 
C. Inverter Demonstration
In a CMOS digital logic circuit, nMOS transistors are used as "pull-down" devices (i.e., to pass a low voltage, 0 V, from the source to the drain), whereas pMOS transistors are used as "pull-up" devices (i.e., to pass a high voltage, V DD , from the source to the drain). As intimated earlier, a logic relay can function either as a pull-down device or as a pull-up device, depending on the value of the Body bias voltage. To prove the viability of low-voltage relay-based digital logic circuits, we demonstrate herein low-voltage operation of a logic relay as a pull-down device and also as a pull-up device. Fig. 6(a) shows the circuit schematic for an inverter, in which the relay functions as a pull-down device and a load resistor (R L = 140 k ) serves as a passive pull-up device. The output voltage (V OUT ) is monitored using an oscilloscope, which has 1-M input resistance (R osc ). As a result, V OUT cannot reach V DD when V IN is low (i.e., when the relay is OFF), because a voltage divider is formed by R L and R osc . The measured voltage waveforms in Fig. 6(b) show that, with V B = −11 V, this relay-based inverter can be operated with V DD = 0.2 V. The sloped rising edge of the V OUT waveform is due to the "RC" delay associated with charging the capacitance of the output node through the load resistor. When V IN goes high, the relay turns ON and the output node is discharged through the relay, causing V OUT to drop. From the minimum value of V OUT , the ON-state resistance (R ON ) of the relay is calculated to be approximately 4.8 k (see Appendix A). The relay's mechanical turn-ON delay (τ ON ) [29] can be distinguished from the output capacitance discharging RC delay upon closer examination of the V OUT waveform, as in Fig. 6(c) , notice that V OUT starts to decrease after V IN rises, but only after a delay of τ ON = 440 ns (See Appendix B). To first order, τ ON is determined by the fundamental oscillation frequency of the movable structure [31] , i.e., τ ON ∝ (m eff /k eff ) 1/2 , where m eff and k eff are the effective dynamic mass and the effective spring stiffness, respectively. It also is affected by the operating voltages [29] , [32] . Fig. 7(a) shows the circuit schematic for an inverter in which the relay functions as a pull-up device and a load resistor (R L = 140 k ) serves as a passive pull-down device. Again, the output voltage (V OUT ) is monitored using an oscilloscope which has 1 M input resistance. The measured voltage waveforms in Fig. 7(b) show that, with V B = 11.2 V, this relay-based inverter can be operated with V DD = 0.2 V. From the maximum value of V OUT the ON-state resistance (R ON ) of the relay is calculated to be approximately 4.2 k (see Appendix A).
Finally, the ability of the relay to operate with sub-100-mV switching voltage is shown in Fig. 8 . Compared with the inverter voltage waveforms in Fig. 6(b) where V DD = 0.2 V, R ON increases to 28 k when V DD is reduced to 80 mV [ Fig. 8(a) ] due to less intimate contact. Fig. 8(b) shows that the relay-based inverter can operate at 50 mV, at the tradeoff of increased R ON (≈ 330 k ). Note that the higher R ON would not be problematic for implementing complementary logic circuits because in practice: 1) the OFF-state resistance of a relay is infinite and the input impedance of a relay also is very large (much larger than the input impedance of the oscilloscope which is used to monitor the output voltage waveforms in this paper) so that the output voltage swing would be V DD and 2) the load capacitance for an integrated relay circuit would be much smaller than the inverter load capacitance in this work, so that the RC delay would be much smaller than the mechanical switching delay. For pass-gate logic circuits, smaller R ON is desirable [21] . To this end, an alternative process integration scheme or alternative metallic electrode material which avoids the formation of nonconductive oxide on the contacting electrode surfaces would be beneficial.
V. SUMMARY
An electromechanical logic relay with sub-100-mV hysteresis voltage is demonstrated, enabling sub-100-mV operation with Body biasing. These results indicate that electromechanical relay technology is promising for ultralow-power mechanical computing. 
On the other hand, if the relay is used as a pull-up device [see 
APPENDIX B RELAY MECHANICAL TURN-ON DELAY
The electrostatically actuated relay can be modeled as a parallel-plate capacitor, as shown in Fig. 9 . The top plate (Body electrode) is electrically prebiased at a voltage V B , and mechanically supported by a spring whose effective stiffness is k eff . The bottom plate (Gate electrode) is driven by a square waveform voltage with peak magnitude of V DD , through a source resistor R. In this simplified model, the movable body behaves as a one-degree-of-freedom oscillator whose governing equation is
where g is the time-dependent actuation gap, g ACT is the asfabricated actuation gap, m eff is the effective dynamic mass, b is the damping coefficient, A ACT is the effective actuation area, ε 0 is the vacuum permittivity, d is the Body insulating Al 2 O 3 layer thickness, and ε r is the relative dielectric constant of Al 2 O 3 . Due to the charging/discharging of the capacitor, V G is also time-dependent, and governed by Given the boundary conditions of the initial actuation gap size g(t = 0) and Body speedġ (t = 0), the turn-ON delay τ ON (i.e., the time t at which g(t) =g ACT − g CONT ) can be calculated by numerically solving (A2.1) and (A2.2). For a rough estimation, the following approximations can be made: 1) the effective mass m eff is equal to the actual mass of the Body plate because the mass of the suspension beams is much smaller than that of the body, most parts of the suspension beams move much more slowly than the body, and deformation of the body plate is negligible and 2) the damping factor b can be approximated as zero since the relay was tested in a vacuum chamber (0.5 μtorr). Parameters used for the numerical calculation are listed in Table I , where k eff is extracted from the measured turn-ON voltage V ON using the following equation:
(A2.
3)
The numerically solved value for τ ON is 326 ns. Considering that the aforementioned assumptions underestimate the values of m eff and b, this matches the measured value (440 ns) reasonably well.
